Method for studying the implementation of Physical Unclonable Function in information systems

Vyacheslav Lebedev, Evgeny Pevtsov, Tatiana Demenkova, Mikhail Maleto, Vladimir Filimonov

Abstract


A method has been developed for studying the implementation of physically unclonable functions (FNF) of the “arbiter” type, designed to identify instances of programmable logic integrated circuits included in the hardware of information systems to ensure their trusted design. FNFs of the “arbiter” type are formed as a set of metastable states of the flip-flop at the end of two identical sequential multiplexer circuits, implemented on the basis of SLICE blocks included in the microarchitecture of programmable logic circuits. In this case, the path of the pulse signal from the inputs of the circuits to the trigger is specified by the request vector supplied to the inputs of the multiplexers of both circuits. An indicator of the implementation of the FNF for a given circuit is the values of the response vectors fixed during the implementation of the metastable output of the trigger at the end of the chains of multiplexers with the same specific values of the request vectors. The FNF design methodology and the original program codes for their implementation and research were tested during experiments with programmable logic circuits intended, in particular, for use in information systems. Programs for processing request-response data in the form of a two-dimensional response map have been developed. The dependences of the repeatability of the FNF on the bit depth of the request vector, the location of blocks inside the integrated circuit of programmable logic and the ambient temperature have been studied.


Full Text:

PDF (Russian)

References


C. Herder, M. -D. Yu, F. Koushanfar and S. Devadas, "Physical Unclonable Functions and Applications: A Tutorial," in Proceedings of the IEEE, vol. 102, no. 8, pp. 1126-1141, Aug. 2014, doi: 10.1109/JPROC.2014.2320516.

Suh, G. & Devadas, Sahana. (2007). Physical Unclonable Functions for Device Authentication and Secret Key Generation. Proc 44th ACM/IEEE Design Automation Conference. 9-14. 10.1109/DAC.2007.375043. DOI: 10.1109/DAC.2007.375043.

Gao, Y., Al-Sarawi, S.F. & Abbott, D. Physical unclonable functions. Nat Electron 3, 81–91 (2020). https://doi.org/10.1038/s41928-020-0372-5.

Guajardo∗, J. (2011). Physical Unclonable Functions (PUFs). In: van Tilborg, H.C.A., Jajodia, S. (eds) Encyclopedia of Cryptography and Security. Springer, Boston, MA. https://doi.org/10.1007/978-1-4419-5906-5_912.

Ning, H., Farha, F., Ullah, A., & Mao, L. (2020). Physical unclonable function: architectures, applications and challenges for dependable security. IET Circuits, Devices &Amp; Systems, 14(4), 407-424. https://doi.org/10.1049/iet-cds.2019.0175.

Physical Unclonable Functions (PUF) for IoT Devices Authors: Abdulaziz Al-Meer, Saif Al-Kuwari ACM Computing SurveysVolume 55Issue 14sArticle No.: 314pp 1–31 https://doi.org/10.1145/3591464

Bin Tarik, Farhan, Famili, Azadeh, Lao, Yingjie and Ryckman, Judson D.. "Robust optical physical unclonable function using disordered photonic integrated circuits" Nanophotonics, vol. 9, no. 9, 2020, pp. 2817-2828. https://doi.org/10.1515/nanoph-2020-0049.

Cyber Security: Physically Unclonable Functions – YouTube https://www.youtube.com/watch?v=Gha3Fzh9Y38

Jingchang Bian, Zhengfeng Huang, Peng Ye, Zhao Yang and Huaguo Liang A Reliability-Aware Splitting Duty-Cycle Physical Unclonable Function Based on Trade-off Process, Voltage, and Temperature Variations // Journal: ACM Transactions on Design Automation of Electronic Systems, 2023. DOI: 10.1145/3594667. This item cites DOI: 10.1007/978-3-031-19185-5

Roel MAES Physically Unclonable Functions:Constructions, Properties and Applications. Dissertation presented in partial fulfillment of the requirements for the degree of Doctor. in Engineering // © Katholieke Universiteit Leuven – Faculty of Engineering. Kasteelpark Arenberg 10 box 2446, B-3001 Heverlee (Belgium). D/2012/7515/95. ISBN 978-94-6018-561-8.

Anandakumar, N. Nalla & Hashmi, Dr. Mohammad & Tehranipoor, Mark. (2021). FPGA-based Physical Unclonable Functions: A comprehensive overview of theory and architectures. Integration. 81. DOI: 10.1016/j.vlsi.2021.06.001.

Majzoobi, Mehrdad & Koushanfar, Farinaz & Devadas, Sahana. (2011). FPGA PUF using programmable delay lines. 1 - 6. DOI: 10.1109/WIFS.2010.5711471.

Machida, Takanori & Yamamoto, Dai & Iwamoto, Mitsugu & Sakiyama, Kazuo. (2015). A New Arbiter PUF for Enhancing Unpredictability on FPGA. The Scientific World Journal. 2015. DOI: 10.1155/2015/864812.

Soybali, Mehmet & Ors, Berna & Saldamli, Gokay. (2011). Implementation of a PUF circuit on a FPGA. 1 - 5. DOI: 10.1109/NTMS.2011.5720638.

UG835 Vivado Design Suite Tcl Command Reference Guide – 2023. – 1921 c. – URL: https://docs.xilinx.com.

UG912 Vivado Design Suite Properties Reference Guide - 2018. – 356 с. – URL : https://docs.xilinx.com.

UG903 Vivado Design Suite User Guide Using Constraints – 2021. – 201 c. – URL: https://www.xilinx.com.


Refbacks

  • There are currently no refbacks.


Abava  Кибербезопасность IT Congress 2024

ISSN: 2307-8162